Translation of a simple SystemC code into VHDL by future4

A rather simple SystemC project (cosisting of 14 cpp files of the size similar to the one accessible at http://www.sendspace.com/file/k04ox8 ) is to be converted into synthesizable VHDL (ISE 10.1 project)… (Budget: $30-250, Jobs: Verilog / VHDL)


Leave a Reply

Your email address will not be published. Required fields are marked *