Create VHDL code for FPGA-use that is equivilent to the functional elements described within the Actel coreSDLC V3.0 handbook. The Actel coreSDLC V3.0 handbook will serve as the programmer’s guide / handbook. (Budget: $300 USD, Jobs: Verilog / VHDL)
