I have a course work in VHDL ,, ,where code is needed to be completed and test bench is generated,,, Instructions are included in files deadline is Tuesday afternoon UK time (Budget: $250-$750 USD, Jobs: Electrical Engineering, Electronics, Engineering, Verilog / VHDL)
