Develope TB for simulation for available VHDL codes (to be provided) and code comments for a working VHDL program (to be provided) (Budget: $30-$250 SGD, Jobs: Verilog / VHDL)
Blancer.com Tutorials and projects
Freelance Projects, Design and Programming Tutorials