Implement a simple state machine that controls the sequencing of the line LdA, LdB and LdS. The objective is to enable each of these at successive clock cycles such that you are able to load register… (Budget: $30-$250 AUD, Jobs: Verilog / VHDL)
A Simple State Machine including Test bench and memory block by computerme33