This is a very very small project. Won’t take much time because all design code is already written. I already have a code. you need to fix some errors in verilog and write 2-3 testbenches and make already written code working (verification should not fail)… (Budget: $30-$250 USD, Jobs: Electrical Engineering, Electronics, Verilog / VHDL)
