actually am doing my m.tech in vlsi (spl).and i need to do the project what i uploaded here in vlsi implementation.i.e first of all i need to write code in matlab and convert it into verilog and dis verilog… (Budget: $250-$750 USD, Jobs: Editing, Voice Talent)
