Hi, i have the sp601 evaluation board of Xilinx. this board has spartan-6 FPGA and a DDR2 of Elpida. i need someone who could build the FSM that control the MIG of these memory. basic operation – read and write not even with bursts thanks… (Budget: $30-$250 USD, Jobs: Verilog / VHDL)
