Please read Word document Project should be completed in less than 2 weeks Feel free to contact me for any question (Budget: $30-$250 USD, Jobs: Electrical Engineering, Engineering, Verilog / VHDL)
Computer design of gate level and dataflow/RTL of pipelined multimedia by mmike509