Given a RTL description of a hardware design in verilog or VHDL. I need to build a tool which can generate a CDFG (control data flow graph) and also the ability to graphically view the CDFG (Budget: $750-$1500 USD, Jobs: C Programming, C++ Programming, Python, Verilog / VHDL)
